Investigation on Metal&#8211;Oxide Graphene Field-Effect Transistors With Clamped Geometries by Giambra, M. et al.
Received 15 July 2019; revised 23 August 2019; accepted 1 September 2019. Date of publication 5 September 2019; date of current version 30 September 2019.
The review of this article was arranged by Editor S. Vaziri.
Digital Object Identifier 10.1109/JEDS.2019.2939574
Investigation on Metal–Oxide Graphene
Field-Effect Transistors With
Clamped Geometries
MARCO A. GIAMBRA 1, CHRISTIAN BENZ2, FAN WU2, MAXIMILLIAN THÜRMER2,
GEETHU BALACHANDRAN2, ANTONIO BENFANTE 3, RICCARDO PERNICE 3, HIMADRI PANDEY2,
MURALEETHARAN BOOPATHI2, MIN-HO JANG4, JONG-HYUN AHN4, SALVATORE STIVALA 3,
ENRICO CALANDRA 3, CLAUDIO ARNONE3, PASQUALE CUSUMANO 3, ALESSANDRO BUSACCA3,
WOLFRAM H. P. PERNICE5, AND ROMAIN DANNEAU2
1 Photonic Networks & Technologies National Laboratory, Consorzio Nazionale Interuniversitario per le Telecomunicazioni, 56124 Pisa, Italy
2 Institute of Nanotechnology, Karlsruhe Institute of Technology, 76021 Karlsruhe, Germany
3 Department of Engineering, University of Palermo, 90128 Palermo, Italy
4 School of Electrical and Electronic Engineering, Yonsei University, Seoul 120-749, South Korea
5 Institute of Physics, University of Münster, 48149 Münster, Germany
CORRESPONDING AUTHOR: M. A. GIAMBRA (e-mail: marco.giambra@cnit.it)
This work was supported in part by ARS01_00297 “PROSIB-PROpulsione e Sistemi IBridi per velivoli ad ala fissa e rotante” Research Project funded
by the Italian Ministry of Education, University and Research (MIUR), PON “R&I” 2014–2020 Programme.
ABSTRACT In this work, we report on the design, fabrication and characterization of Metal-Oxide
Graphene Field-effect Transistors (MOGFETs) exploiting novel clamped gate geometries aimed at enhanc-
ing the device transconductance. The fabricated devices employ clamped metal contacts also for source and
drain, as well as an optimized graphene meandered pattern for source contacting, in order to reduce par-
asitic resistance. Our experimental results demonstrate that MOGFETs with the proposed structure show
improved high frequency performance, in terms of maximum available gain and transition frequency
values, as a consequence of the higher equivalent transconductance obtained.
INDEX TERMS Graphene, metal-oxide graphene field-effect transistors (MOGFETs), microwave transis-
tors, clamped geometries, meandered graphene contacts.
I. INTRODUCTION
The ever increasing performance requirements in high-
frequency electronics have pushed Silicon-based Field Effect
Transistors (SiFETs) technology to scale down geometries to
the limit [1], [2]. However, this aspect has produced serious
drawbacks, known as short channel effects [3]. To avoid
such issues, different techniques have been adopted, e.g.,
reducing the gate oxide thickness, lowering the source/drain
junction depth, increasing the channel doping [4], [5]. In
particular, promising results have been achieved in this
research field, especially thanks to the design and fabrication
of double gate device structures [6], [7]. The same approach
could also be adopted in the fabrication of novel transistors
employing new nanomaterials. Due to the high charge
carrier mobility, huge current density and low contact
resistance [8]–[10], graphene has been adopted for various
fields of application such as optoelectronics [11]–[14] and
high-frequency electronics [15]–[17]. Large area growth of
graphene by chemical vapor deposition (CVD) has been
achieved [18], with quality comparable to that of exfoliated
flakes [19] and suitable for wafer-scale integration [20].
Concerning graphene high-frequency electronics, Metal
Oxide-Graphene Field-Effect Transistors (MOGFETs)
have already demonstrated excellent performance in
RF/Microwave regime [15], [21]–[27]. Also graphene
transistors with double gate have already been studied
readily in several research works (e.g., [25], [28]–[31]).
In our previous works, we carried out an in-depth
statistical study of Metal-oxide Graphene Field-effect
Transistors (MOGFETs) aimed at experimentally evaluating
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the dependence of microwave parameters on the devices
dimensions [32] and on the dielectrics employed as gate
layer [33]. We also investigated the possibility of employing
MOGFETs specifically designed for microwave applications
to sense infrared radiation [34]. In this work, we instead
focus on the design, fabrication and characterization of
MOGFETs with clamped-gate structures. In detail, we
have designed and fabricated MOGFETs with clamped
local gate structures aimed to obtain, for a given gate
dielectric thickness, a more efficient channel modulation
and a higher transconductance. The proposed structure
also presents a clamped geometry for both source-drain
contacts [35] and an optimized graphene meandered pattern
for source contacting [36] to decrease parasitic resistance.
A comparative study has been carried out showing the
increase of high-frequency performance of MOGFETs
employing our structure with respect to single-gate devices
having the same channel length and width and the same
oxide thickness.
FIGURE 1. Cross-section and tridimensional sketch of single-gate (a) and
clamped-gate MOGFET (b). Optical micrographs of single-gate (c) and
clamped-gate (d) fabricated devices. Optical micrographs of the
PMMA mask for the (e) not meandered and for the (f) meandered
graphene.
II. DEVICES FABRICATION
The clamped geometries have been designed to improve
MOGFETs performance increasing the device transconduc-
tance (gm) without significantly influencing gate leakage,
output conductance and reactive parasitic elements. Two dif-
ferent geometries have been used with the same gate length
(500 nm) and channel length (850 nm): the first one (Fig. 1a)
consists of a MOGFET with a single back gate, while the
second one shows a clamped gate (Fig. 1b). To obtain
better DC and RF performance, both structures were fab-
ricated using double source/drain contacts [35]. In order to
reduce parasitic resistances [37]–[39], meandered graphene
contacts [36] devices have been fabricated following the
technological steps illustrated in Fig. 1, and then compared
with the standard ones. First, the dual-finger back-gate has
been patterned on a sapphire substrate [40], [41] by e-beam
lithography followed by the evaporation of Ti/Au bilayer
(∼5/20 nm) and lift-off in acetone. A 8 nm thick Al2O3
film has been directly grown via atomic layer deposition at
90◦C as dielectric layer. After the deposition of bottom con-
tacts (Ti/Au ∼5/20 nm), a CVD-grown graphene film has
been transferred and etched into rectangular or meandered
pattern by Reactive Ion etching (RIE).
Source/drain top electrodes have been patterned onto
Graphene sheet via e-beam lithography step followed by
a Ti/Au (∼5/25 nm) deposition. Subsequently, the devices
have been covered locally by a second layer of Al2O3
(∼8 nm). In order to fabricate the clamped gate ones, the
dual-finger top-gate has been patterned on Al2O3 by e-beam
lithography, followed by the evaporation of a Ti/Au bilayer
(∼5/20 nm) and lift-off in acetone.
FIGURE 2. Graphs of IDS vs VGS and gm vs VGS as a function of VDS for:
(a, e) single-gate device with not meandered graphene source contacts,
(b, f) clamped-gate device with not meandered graphene source contacts,
(c, g) single-gate device with meandered graphene source contacts, (d, h)
clamped-gate device with meandered graphene source contacts. Graphs of
IDS vs VDS with VGS as a parameter for: (i) single-gate device with not
meandered graphene source contacts, (l) clamped-gate device with not
meandered graphene source contacts, (m) single-gate device with
meandered graphene source contacts, (n) clamped-gate device with
meandered graphene source contacts.
III. RESULTS AND DISCUSSION
Our MOGFETs have been characterized in the DC regime
(Fig. 2). The four types of devices have been compared in
terms of drain current IDS (Fig. 2 a-d) and of transconduc-
tance (Fig. 2 e-h) vs the gate voltage VGS at varying drain
voltages VDS. As reported, for devices with the same gate
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and channel length both the ON-OFF ratio and the static gm
increase in case of meandered graphene devices, being this
trend even more pronounced in clamped-gate structures, as
expected. Measurements of IDS versus VDS at varying VGS
(Fig. 2 i-n) demonstrate that clamped-gate devices present
a broader spread in the IDS−VDS curves at increasing VGS if
compared to single-gate ones. At a given bias voltage, also
the meandered devices present a larger IDS than the not-
meandered ones, probably due to the lower contact resistance
between source and channel. Our characterization has been
aimed at evaluating the maximum obtainable performance for
RF applications. For this reason, we have explored the ranges
of VGS and VDS in order to find the highest value of gm. Note
that the output characteristics in Fig. 2 do not show signs
of soft current-saturation (contrarily to what reported, e.g.,
in [42]) within the studied operating ranges, as high doping
has been avoided, since MOGFETs for RF applications need
to not work in the saturation region.
Once verified that devices with meandered graphene
exhibit better properties in terms of static gm, we
focused only on the meandered devices for the subsequent
RF/microwave characterization and modeling.
For each device, the intervals of VGS and VDS with the
highest value of gm have been identified, and then scattering
parameters have been measured in the [50 MHz-20 GHz]
frequency range using a Cascade Summit 9000 wafer-
probe station and an HP8510C Vector Network Analyzer.
A standard de-embedding procedure has been applied to
extract the intrinsic transit frequency of the transistor [43].
De-embedded S-parameters, short circuit current gain and
maximum available gain have been calculated biasing the
transistors at the operating points with the maximum
transconductance (i.e., VGS = 2 V, VDS = 1. 5 V for a single
gate device; VGS = 1.4 V, VDS = 1.5 V for the clamped gate
device), shown in Fig. 3.
The extensive characterization campaign performed per-
mits us to claim that MOGFETs with clamped-gate exhibit
better performance in terms of gain, cut-off frequency
(fT ) and maximum oscillation frequency (fmax). In detail,
fT increased by a factor of 1.22 (from 4.83 GHz to 5.92 GHz),
while fMAX , increased by a factor of 2.19 (from 2.03 GHz
to 4.65 GHz).
To more deeply investigate the differences between the
fabricated single-gate and clamped-gate MOGFETs, the
small-signal equivalent circuits of the intrinsic devices have
been identified fitting measured data through computer-aided
techniques. As shown in Fig. 4, a good quality fitting has
been achieved.
The equivalent circuit topology adopted for the intrinsic
MOGFET modeling is illustrated (Fig. 4 (a) and (b)), which
includes not only the main transconductance (gm) and the
output resistance (Rds), but also the parasitic access resis-
tances (gate, Rg, source, Rs, and drain Rd) and the coupling
capacitances between gate-source (Cgs) and gate-drain (Cdg).
The measured vs simulated values of |h21|dB are compared
for both the intrinsic and extrinsic devices of single-gate and
FIGURE 3. Polar plot of the S-parameters of single-gate device (a) and
clamped-gate device (b). The frequency range is from 50 MHz to 20 GHz.
Comparison of measured |h21|dB, |MAG|dB, as a function of frequency for
a single-gate device (red curves) and clamped-gate one (blue curves).
FIGURE 4. (a, b) Small-signal equivalent circuits. Measured and simulated
curves of |h21|dB for both intrinsic and extrinsic devices of (c) single-gate
and (d) clamped-gate MOGFETs.
clamped-gate types are shown in Fig. 4(c) and Fig. 4(d),
respectively. The equivalent circuit parameter values identi-
fied for the devices with S-parameters and gains shown in
Fig. 3 are reported in Table 1.
From the reported model parameter values, it can be
observed that the main variation between single-gate and
clamped-gate devices is associated to the increase of the
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TABLE 1. Model parameter values for both single and clamped-gate
devices.
transconductance (from 3.1 to 5.2 mS) and to the decrease
of the gate resistance (from 128.3 to 63 ), as expected by
virtue of the improved gating mechanism and of the double
metal-layer structure of the clamped-gate configuration. The
former result is also consistent with the DC characterization
above reported. Since the other circuit parameters exhibit
only small variations, the model confirms the improvement
in the gain and frequency response expected from the new
design and verified by the measurements.
IV. CONCLUSION AND FUTURE WORKS
In conclusion, two technological improvements in the struc-
ture of MOGFETs have been proposed and experimentally
verified to increase devices high-frequency performance. The
first one consists in the adoption of meandered graphene
source contacts, in order to reduce contact resistances.
The second one is associated to the use of a clamped-
gate structure to increase the device transconductance.
Both these improvements have been confirmed by the
MOGFET prototypes, which have been fabricated on a sap-
phire substrate by using CVD graphene in a standard
planar technology. The proposed approach, combined with
state-of-the-art graphene, could accelerate the widespread
adoption of MOGFETs as active devices for microwave
telecommunication applications.
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